Google
 

Trailing-Edge - PDP-10 Archives - de-10-omona-v-mc9 - hdwvl.mac
There are 2 other files named hdwvl.mac in the archive. Click here to see a list.
SUBTTL HDWCNF - HARDWARE CONFIGURATION DEFINITION FILE OUTPUT BY MONGEN


DEFINE XP(A,B),<A==:B>


XP M.MON,50

;;	DECsystem10(1040,1050,1055,1070,1077,1080,1088,1091)[
;;	1040 is small disk system with KA10 cpu
;;	1050 is large disk system with KA10 cpu
;;	1055 is disk system with 2 KA10 cpu's
;;	1070 is disk system with KI10 cpu
;;	1077 is disk system with 2 KI10 cpu's
;;	1080 is disk system with KL10 cpu
;;	1088 is disk system with 2 KL10 cpu's
;;	1091 is disk system with KL10 cpu, internal memory, and
;;	devices on the front end]: 1080
XP M.KA10,0
XP M.KI10,0
XP M.KL10,1
XP M.1040,0
XP M.1050,0
XP M.1055,0
XP M.1070,0
XP M.1077,0
XP M.1080,1
XP M.1088,0
XP M.1091,0
XP MD.P6,0
XP M.CPU,1

;;	System name[24 characters or less]:     RK3AL  KL10 SYS#1026
DEFINE	SYSNAM
<	ASCIZ	&    RK3AL  KL10 SYS#1026&>
DEFINE	SYSDAT<
ASCIZ &12-04-78&>
XP M.MON,14
XP M.DAY,4
XP M.YEAR,116

;;	CPU0 serial #(1-10000): 1026	;CPU SERIAL NUMBER
XP M.C0SN,2002
XP M.C1SN,0
XP M.C2SN,0
XP M.C3SN,0
XP M.C4SN,0
XP M.C5SN,0
XP M.RT0,0
XP M.RT1,0
XP M.RT2,0
XP M.RT3,0
XP M.RT4,0
XP M.RT5,0
XP M.RTX,0

;;	Exclude Monitor overhead from user run time(Y,N)[
;;	Overhead is CPU time spent clock queue processing, command
;;	decoding, core shuffling, swapping, and scheduling.
;;	User run time always includes UUO execution and
;;	unless EBOX/MBOX runtime accounting is selected
;;	(KL10 systems only) includes IO interrupt service time.
;;	On KA or KI systems, each CPU must have a DK10]: Y	;EXCLUDE MONITOR OVERHEAD?
XP M.RTCO,1

;;	EBOX/MBOX runtime accounting?(y,n)[
;;	If EBOX/MBOX runtime accounting is selected in a KL10
;;	based system, user runtime is computed using the KL10
;;	internal accounting clocks]: Y	;EBOX/MBOX RUNTIME ACCOUTING?
XP M.EMRT,1

;;	Exclude PI time from user runtime?(y,n)[
;;	An answer of "yes" to this question will cause the monitor
;;	to set up the KL10 accounting meters in such a manner that
;;	users will not be charged for cpu time used during interrupts]: Y	;EXCLUDE PI TIME?
XP M.XPI,1
XP M.RTCA,0
XP M.RTC,0

;;	# Data Channels(2,1-8)[DF10s, DF10Cs, DX10s OR RH20'S  for disk and tape]: 8	;# OF DATA CHANNELS
XP M.CHN,10

;;	Channel 0 Type (DF10,DF10C,DX10,RH20): DF10	;TYPE CHANNEL
XP M.CH0T,0
;;	On channel # 0:
XP M.C0TX,0

;;	  # RC10s(0-2)[Controllers for RD10 Burroughs disks and
;;	RM10B Bryant drums on channel 0]: 0	;RC10 ON CHANNEL 0
XP M.C0FH,0

;;	  # RH10S for RS04'S(0-3)[Controllers for RS04 swapping
;;	disks on channel 0]: 1	;RH10 FOR RS04
XP M.C0FS,1

;;	  # Units on FSA(1-8): 6	;FSA'S
XP M.FSA,6

;;	  # RH10S for RP04'S, RP06'S(0-3)[Controllers for RP04, RP06 disk pack
;;	units on channel 0]: 0	;RH10 FOR RP04
XP M.C0RP,0

;;	  # RP10s(0-3)[Controllers for Memorex and ISS RP02 and RP03 
;;	disk pack units on channel 0]: 0	;RP10
XP M.C0DP,0

;;	  # TM10Bs(0-2)[Tape Controller for NRZI only drives
;;	on channel  0]: 1	;# OF TM10BS
XP M.C0TB,1
XP M.MT0T,1
XP M.MT0C,0

;;	  # Units on MTA(1-8): 2	;MTA'S
XP M.MT0,2

;;	  # TC10Cs(0-1)[Special Systems Tape Controller for
;;	TU42's and TU43's on channel 0]: 0	;# OF TC10CS
XP M.C0TC,0

;;	  # RH10's for TM02'S (0-2)[Mass-Bus tape controller for
;;	TU16's and TU45's on channel 0]: 0	;RH10'S FOR TM02S
XP M.C0T2,0

;;	Channel 1 Type (DF10,DF10C,DX10,RH20): DF10	;TYPE CHANNEL
XP M.CH1T,0
;;	On channel # 1:
XP M.C1TX,0

;;	  # RC10s(0-2)[Controllers for RD10 Burroughs disks and
;;	RM10B Bryant drums on channel 1]: 0	;RC10 ON CHANNEL 1
XP M.C1FH,0

;;	  # RH10S for RS04'S(0-3)[Controllers for RS04 swapping
;;	disks on channel 1]: 0	;RH10 FOR RS04
XP M.C1FS,0

;;	  # RH10S for RP04'S, RP06'S(0-3)[Controllers for RP04, RP06 disk pack
;;	units on channel 1]: 1	;RH10 FOR RP04
XP M.C1RP,1

;;	  # Units on RPA(1-8): 8	;RPA'S
XP M.RPA,10
XP M.RP0T,0

;;	  # RP10s(0-3)[Controllers for Memorex and ISS RP02 and RP03 
;;	disk pack units on channel 1]: 1	;RP10
XP M.C1DP,1

;;	  # Units on DPA(1-8): 4	;DPAS
XP M.DPA,4

;;	  # TM10Bs(0-2)[Tape Controller for NRZI only drives
;;	on channel  1]: 0	;# OF TM10BS
XP M.C1TB,0

;;	  # TC10Cs(0-1)[Special Systems Tape Controller for
;;	TU42's and TU43's on channel 1]: 0	;# OF TC10CS
XP M.C1TC,0

;;	  # RH10's for TM02'S (0-2)[Mass-Bus tape controller for
;;	TU16's and TU45's on channel 1]: 0	;RH10'S FOR TM02S
XP M.C1T2,0

;;	Channel 2 Type (DF10,DF10C,DX10,RH20): DX10	;TYPE CHANNEL
XP M.CH2T,2
;;	On channel # 2:

;;	  # Controllers(0-1)[TX01's or TX02's for TU70 Tape Drives on channel 2]: 1	;TX02'S ON CHANNEL 2
XP M.C2FH,0
XP M.C2DP,0
XP M.C2RP,0
XP M.C2FS,0
XP M.C2TB,0
XP M.C2TC,0
XP M.C2T2,0
XP M.C2TX,1
XP M.MT1T,3
XP M.MT1C,2

;;	  # Units on MTB(1-8): 5	;MTB'S (TU70)
XP M.MT1,5

;;	Channel 3 Type (DF10,DF10C,DX10,RH20): RH20	;TYPE CHANNEL
XP M.CH3T,3
;;	On channel # 3:
XP M.C3TX,0
XP M.C3FH,0
XP M.C3FS,0

;;	  # RH20S for RP04'S, RP06'S(0-1)[Controllers for RP04, RP06 disk pack
;;	units on channel 3]: 1	;RH20 FOR RP04 ON CHANNEL 3
XP M.C3RP,1

;;	  # Units on RPB(1-8): 8	;RPB'S
XP M.RPB,10
XP M.RP1T,1
XP M.C3DP,0
XP M.C3TB,0
XP M.C3TC,0

;;	  # RH20's for TM02'S (0-1)[Mass-Bus tape controller for
;;	TU16's and TU45's on channel 3]: 0	;RH20'S FOR TM02S
XP M.C3T2,0

;;	Channel 4 Type (DF10,DF10C,DX10,RH20): RH20	;TYPE CHANNEL
XP M.CH4T,3
;;	On channel # 4:
XP M.C4TX,0
XP M.C4FH,0
XP M.C4FS,0

;;	  # RH20S for RP04'S, RP06'S(0-1)[Controllers for RP04, RP06 disk pack
;;	units on channel 4]: 1	;RH20 FOR RP04 ON CHANNEL 4
XP M.C4RP,1

;;	  # Units on RPC(1-8): 8	;RPC'S
XP M.RPC,10
XP M.RP2T,2
XP M.C4DP,0
XP M.C4TB,0
XP M.C4TC,0

;;	  # RH20's for TM02'S (0-1)[Mass-Bus tape controller for
;;	TU16's and TU45's on channel 4]: 0	;RH20 FOR TM02S
XP M.C4T2,0

;;	Channel 5 Type (DF10,DF10C,DX10,RH20): RH20	;TYPE CHANNEL
XP M.CH5T,3
;;	On channel # 5:
XP M.C5TX,0
XP M.C5FH,0
XP M.C5FS,0

;;	  # RH20S for RP04'S, RP06'S(0-1)[Controllers for RP04, RP06 disk pack
;;	units on channel 5]: 1	;RH20 FOR RP04 ON CHANNEL 5
XP M.C5RP,1

;;	  # Units on RPD(1-8): 6	;RPD'S
XP M.RPD,6
XP M.RP3T,3
XP M.C5DP,0
XP M.C5TB,0
XP M.C5TC,0

;;	  # RH20's for TM02'S (0-1)[Mass-Bus tape controller for
;;	TU16's and TU45's on channel 5]: 0	;RH20 FOR TM02S
XP M.C5T2,0

;;	Channel 6 Type (DF10,DF10C,DX10,RH20): RH20	;TYPE CHANNEL 
XP M.CH6T,3
;;	On channel # 6:
XP M.C6TX,0
XP M.C6FH,0
XP M.C6FS,0

;;	  # RH20S for RP04'S, RP06'S(0-1)[Controllers for RP04, RP06 disk pack
;;	units on channel 6]: 0	;RH20 FOR RP04 ON CHANNEL 6
XP M.C6RP,0
XP M.C6DP,0
XP M.C6TB,0
XP M.C6TC,0

;;	  # RH20's for TM02'S (0-1)[Mass-Bus tape controller for
;;	TU16's and TU45's on channel 6]: 1	;RH20'S FOR TM02S
XP M.C6T2,1
XP M.T22T,4
XP M.MT2T,4
XP M.MT2C,6
XP M.MT2N,1

;;	  How many TM02's on RH20 # 0 (1-8)[EACH UNIT CAN CONTROL
;;	UP TO 8 SUB-UNITS = TAPE DRIVES]: 3	;# OF TM02'S ON RH20
XP M.MT2U,3

;;	How many drives on TM02 0 (1-8): 1	;# OF UNITS ON TM02 0 (MTCS)
XP M.MT20,1

;;	How many drives on TM02 1 (1-8): 2	;# OF UNITS ON TM02 1 (MTDS)
XP M.MT21,2

;;	How many drives on TM02 2 (1-8): 1	;# OF UNITS ON TM02 2 (MTES)
XP M.MT22,1
XP M.MT2,4

;;	Channel 7 Type (DF10,DF10C,DX10,RH20): DX10	;TYPE CHANNEL
XP M.CH7T,2
;;	On channel # 7:

;;	  # Controllers(0-1)[TX01's or TX02's for TU70 Tape Drives on channel 7]: 1	;TX02'S ON CHANNEL 7
XP M.C7FH,0
XP M.C7DP,0
XP M.C7RP,0
XP M.C7FS,0
XP M.C7TB,0
XP M.C7TC,0
XP M.C7T2,0
XP M.C7TX,1
XP M.MT3T,3
XP M.MT3C,7

;;	  # Units on MTD(1-8): 6	;MTF'S (TU70)
XP M.MT3,6
XP M.RC10,0
XP M.RH1S,1
XP M.RH1P,1
XP M.RH2P,3
XP M.RH20,4
XP M.RHP4,4
XP M.RP10,1
XP M.TC10,0
XP M.TX01,2
XP M.TM02,1

;;	 # TM10As(0,0-2)[I/O Bus type Controller for NRZI only drives]: 0	;# OF TM10AS
XP M.TM10,1
;;	Specify which drives (M-N) are 7 track drives.
;;	[Type one number (M) or one range(M-N) or ALL on separate lines.
;;	Type an extra carriage return when through.]
DEFINE	MACKN0 (X)<

;;	For controller MTA
;;	1	;MTA'S ON 7 TRACK
KN X,1	
;;	
>
DEFINE	MACKN1 (X)<

;;	For controller MTB
;;	
>
DEFINE	MACKN2 (X)<

;;	For controller MTC
;;	
>
DEFINE	MACKN3 (X)<

;;	For controller MTD
;;	4	;MTF'S ON 7 TRACK
KN X,4	
;;		;END MAGTAPE DEFINITION
>
;;	Specify which tape drives (M-N) are capable of 6250 BPI densities.
;;	[Type one number (M) or one range (M-N) or ALL on separate lines.
;;	Type an extra carriage return when through.]
DEFINE MACK60 (X)<

;;	For controller MTA
;;	
>
DEFINE MACK61 (X)<

;;	For controller MTB
;;	
>
DEFINE MACK62 (X)<

;;	For controller MTC
;;	
>
DEFINE MACK63 (X)<

;;	For controller MTD
;;		;END MAGTAPE DENSITY
>

;;	# DTEs on CPU0(2,1-4)[BYTE TRANSFER DEVICE USED FOR KL10 to PDP-11 front end communications]: 4	;DTES ON CPU0
XP M.0DTE,4
XP M.1DTE,0

;;	# Jobs(1-511)[Maximum number attached and detached, not
;;	counting null job]: 100	;JOBS
XP M.JOB,144
XP MD.2RR,1
XP MD.SEG,0
XP MD.DDT,1
;;	Max. PAGES of core
;;	 For each job(0,0-512)[0 means all of core]: 	;MAX PAGES CORE/USER
XP M.CORE,0

;;	# K total system core(32-4096)[ONCE-only reports if
;;	less core at startup]: 512	;TOTAL CORE
XP M.NKC,1000

;;	Clock ticks per second(60,50)[Power line frequency]: 60	;TICKS/SEC
XP M.TPS,74

;;	# Real-time devices(0,0-77)[Max. # which can be put
;;	on PI channels simultaneously]: 4	;REAL TIME DEVICES
XP M.RTD,4
XP M.LOK,4

;;	# PAGES min guaranteed among jobs not locked in core(0,0-512)[
;;	minimum free core pool for unlocked jobs, 0 assumes all of core]: 0	;GUARANTEED CORE FOR NON-LOCKED JOBS
XP M.MGC,0

;;	# High priority queues(0,0-15): 3	;HPQ'S
XP M.HPQ,3

;;	CCL commands to stay in core(Y,N)[System programs pass
;;	commands to each other via core(TMPCOR UUO) rather than disk]: Y	;CCL
XP M.TMP,1
XP MD.TWJ,0
XP MD.TLJ,0

;;	Meter(Y,N)[Performance analysis metering(METER UUO)]: Y	;METER
XP M.METR,1

;;	SYSCHK(Y,N)[Initial Hardware integrity check at ONCE-only time]: Y	;SYSCHK
XP M.SYSC,1

;;	MSGSER(Y,N)[Support for device MPX. (more than one device
;;	on an I/O channel). This feature is required for TYPSET-10
;;	and MCS-10]: Y	;MSGSER
XP M.MSG,1

;;	PSISER(Y,N)[Advanced programmed software interrupt service -
;;	Support for the PISYS. UUO. This provides an easy
;;	and powerful interrupt method for program to trap asynchronous
;;	events. Required by MCS-10]: Y	;PSISER
XP M.PSI,1

;;	IPCF(Y,N)[Inter process communition facility]: Y	;IPCSER
XP M.IPCF,1

;;	ENQ/DEQ(Y,N)[Sychronization Primitives To-allow
;;	simultaneous file update by multiple co-operating processes]: Y	;ENQ/DEQ
XP M.EQDQ,1

;;	# I/O Bus CDRs(1,0-2)[Card reader]: 1	;CDR'S
XP M.CDR,1
XP MD.C10,1

;;	CDP(Y,N)[Card punch]: Y	;CDP
XP M.CDP,1

;;	CP10D(Y,N)[Special Systems unbuffered Card Punch]: Y	;CP10D
XP M.CP1D,1

;;	DIS(Y,N)[Display device(VP10,340,30,VB10C) as distinguished from
;;	display terminals]: N	;DISPLAY
XP M.VP10,0
XP M.340,0
XP M.VBXC,0
XP M.DIS,0

;;	# TD10s(1,0-2)[DECtape controls]: 1	;TD10 (DECTAPE CONTROL)
XP M.TD10,1
XP MD.DTC,0

;;	  # Units on DTA(1-8): 8	;DTA'S
XP M.DTA,10

;;	I/O Bus LPTs(1,0-3)[Line printers]: 3	;LPT'S
XP M.LPT,3
XP MD.MOV,0

;;	LPT0 Lower case(Y,N)[Does LPT0 have lower case capability]: Y	;LPT0 LOWER CASE
XP M.LP0L,1

;;	LPT1 Lower case(Y,N)[Does LPT1 have lower case capability]: N	;LPT1 UPPER CASE ONLY
XP M.LP1L,0

;;	LPT2 Lower case(Y,N)[Does LPT2 have lower case capability]: Y	;LPT2 LOWER CASE
XP M.LP2L,1
XP M.LP01,0
XP M.LP02,0
XP M.LP03,0
XP M.LP04,0
XP M.LP11,0
XP M.CR01,0
XP M.CR02,0
XP M.CR03,0
XP M.CR04,0
XP M.CR11,0
XP M.DLPT,0
XP M.DCDR,0

;;	PLTS(0,0-2)[Plotters]: 1	;PLT'S
XP M.PLT,1

;;	PTP(Y,N)[Paper tape punch]: Y	;PTP
XP M.PTP,1

;;	PTR(Y,N)[Paper tape reader]: Y	;PTR
XP M.PTR,1

;;	# PTYs(20,0-510)[Pseudo-terminals - each operator
;;	service program and Batch stream needs one]: 55	;PTY'S
XP M.PTY,67

;;	DC44(Y,N)[
;;	The DC44 is a TYPESET-10 front end which supports
;;	the following devices:
;;	PA611R	High speed paper tape reader
;;	PA611P	High speed paper tape punch
;;	LPC11	Online photocomposition machine]: N	;DC44
XP M.DC44,0
XP TYPNUM,0
XP TYPNU0N,0
XP PAR0N,0
XP PAP0N,0
XP LPC0N,0
XP PCR0N,0
XP PCP0N,0
XP TYPNU1N,0
XP PAR1N,0
XP PAP1N,0
XP LPC1N,0
XP PCR1N,0
XP PCP1N,0
XP TYPNU2N,0
XP PAR2N,0
XP PAP2N,0
XP LPC2N,0
XP PCR2N,0
XP PCP2N,0
XP TYPNU3N,0
XP PAR3N,0
XP PAP3N,0
XP LPC3N,0
XP PCR3N,0
XP PCP3N,0
XP TYPNU4N,0
XP PAR4N,0
XP PAP4N,0
XP LPC4N,0
XP PCR4N,0
XP PCP4N,0
XP TYPNU5N,0
XP PAR5N,0
XP PAP5N,0
XP LPC5N,0
XP PCR5N,0
XP PCP5N,0
XP TYPNU6N,0
XP PAR6N,0
XP PAP6N,0
XP LPC6N,0
XP PCR6N,0
XP PCP6N,0
XP TYPNU7N,0
XP PAR7N,0
XP PAP7N,0
XP LPC7N,0
XP PCR7N,0
XP PCP7N,0

;;	# of DA28s(0,0-4)[Interprocessor channels for PDP8/11/15]: 0	;# OF DA28'S
XP M.XTC,0
XP M.XTL,0

;;	# DAS78'S(0,0-8)[IBM 360, 370, and/or 2780 support]: 0	;# OF DC78'S
XP M.DAS78,0
XP M.0D78,0
XP M.1D78,0
XP M.2D78,0
XP M.3D78,0
XP M.4D78,0
XP M.5D78,0
XP M.6D78,0
XP M.7D78,0
XP M.D78L,0
XP M.XXI,0
XP M.XXO,0

RADIX	10
;;	Decimal "symbol,value"[
;;	For any symbols to be defined.
;;	Type one per line, extra carriage return when through]
;;		;DECIMAL VALUE DEFINITIONS
RADIX	8
;;	
;;	Octal "symbol,value"[
;;	For any symbol to be defined.
;;	Type one per line, extra carriage return when through]
;;	A1080V,0
XP A1080V,0
;;	PRVFIL,055
XP PRVFIL,055
;;	LIMLVL,5
XP LIMLVL,5
;;	DEFDEB,300000000000
XP DEFDEB,300000000000
;;	RTCH1,1
XP RTCH1,1
;;	MBFN,5		;NUMBER OF MONITOR BUFFERS
XP MBFN,5		
;;	M.DFNB,6	;DEFAULT NUMBER OF USR BUFFERS
XP M.DFNB,6	
;;	MTDLTP,1	;STANDARD MAGTAPE LABELS ARE ASCII
XP MTDLTP,1	
;;		;END OCTAL VALUE DEFINITIONS
;;	
;;	SIXBIT "symbol,value"[
;;	For any sixbit symbol to be defined.
;;	Type one per line, extra carriage return when through]
;;		;SIXBIT VALUE DEFINITIONS

DEFINE	SPCINT<
;;	Type "device-mnemonic,PI-channel" for special devices[
;;	With neither channel AC save routine nor device data block,
;;	the "device-mnemonic" must be 3 characters or less.
;;	Type extra carriage return when through.]
;;		;DEV,PI
>

DEFINE	SPCDDB<
;;	Type "device-mnemonic,PI-channel,no.-of-devices"[
;;	For special devices with device data blocks.
;;	the "device-mnemonic" must be 3 characters or less.
;;	Type extra carriage return when through.]
;;		;DEV,PI,#
>

DEFINE	SPCSAV<
;;	Type "device-mnemonic,PI-channel,highest-ac-to-save"[
;;	For special devices with channel save routines to save acs up to
;;	the "highest-ac-to-save".  "Device" must be 3 char or less.
;;	Type extra carriage return when through.]
;;		;DEV,PI,AC
>
;;	
;;	END OF HDW26W.MAC